Mr. B Ramu, Mr. K. Naresh. DESIGN AND ANALYSIS OF LOW POWER VLSI BASED SRAM CELL USING CMOS, FINFET AND GNRFET TECHNOLOGIES. ijierm [Internet]. 1 [cited 2025May18];11(7):46-5. Available from: https://journal.ijierm.co.in/index.php/ijierm/article/view/2210