View of DESIGNING OF AN AREA EFFICIENT 4*4 VEDIC MULTIPLIER BY USING PASS TRANSISTOR LOGIC AND RIPPLE CARRY ADDER

Return to Article Details DESIGNING OF AN AREA EFFICIENT 4*4 VEDIC MULTIPLIER BY USING PASS TRANSISTOR LOGIC AND RIPPLE CARRY ADDER Download Download PDF