

QUANTUM MECHANICS OF RTL MODEL FOR BASIC DIGITAL MODULE REALIZATION

¹V Mustafa, ²R Ranadeep Reddy, ³P Pavan Kumar, ⁴C Prasad Raju

¹Assistant Professor, ^{2,3,4}UG Students

Department of Electronics and Communication Engineering
Madanapalle Institute of Technology and Science (MITS)
Madanapalle, Andhra Pradesh

Abstract- Calculating the square root is a crucial mathematical operation with many packages. In hardware, the square root is created for the bottom strength. Also, high speed and coffee strength consumption in a small vicinity are different blessings. There is likewise a compromise with three herbal treatments. As we know, trendy generation is so advanced that it makes a specialty of low intake and calls for structural changes thru associated policies. This card provides a reversible logic circuit that plays square routing. (RCSM) Controlled subtraction is a multiplex designator and performs a critical position in implementing the binary square path. Seymour also installs a Rahman gate for correcting and amplifying the square root of binary. Improvements which includes cost estimation, constant input facts, and worst-case outcomes. To create the squared binary pathway, two approaches are used: a conventional technique and an SRG and its miles finished using a non-regenerative algorithm. Xilinx software is answerable for running the simulations and Synopsys Design Compiler is the electricity aspect. The variety of gates become reduced from seventy five to 35. 20% improvement within the restriction of energy on this paper.

Keywords: Fundamental, Digital Module, Realization, Quantum Mechanics

1 INTRODUCTION

One of the fundamental operations in mathematics is the square root. They work on a variety of applications, including computer graphics, data processing, digital signal processing (DSP), GPS, and several mathematical computations. Low power is a fundamental need for wireless and portable devices .for many years, square rooters have been used for a variety of tasks.To achieve minimal power in our architecture, we make advantage of reversible logic.Bits of information were lost as a result of the irregular. The quantity of input and output ports in... irreversible logics. According to the Landauer's Theorem In the context of a single bit in the data wastes The energy in question is equivalent to $(kT \ln(2))$ Joules .Reversible logic is used to prevent energy waste and information fragmentation. In order to prevent heat loss, the reversible logic should have an equal . The count of input and output ports varies depending on specific context or system being discussed. the square rooter, power consumption will be decreased. A low power author will create A nonlinear feedback shift register that is reversible in.[3]You may use the digit-by-digit method to calculate the square root Either through restoration or non-restoration. Compared to "digits by digits" the Newton Raphson and Goldschmidt[4] methods need more steps and more hardware resources. Restoring the strategy will require additional hardware resources. Compared to restoring practice, less hardware will be used in the non-restoring approach [5].Square root will thus choose the non-restoring approach. For the digit-by-digit method, several hardware designs utilizing irreversible logic have been developed. Power consumption can also be decreased via computing using array-based arithmetic[6]. Reversible logic will be used in the hardware realization of the nonrestoring method to calculate the square root in [7].The authority acquired was substantial. Square root computation calls for a large number of reversible logic circuits.

In the restoring approach, "0" is the next quotient digit in the circuit after the divisor is added back. On the other hand, no such mechanism exists in the non-restoring phase. Thus, after adding the negative residual and the number "01," dramatically correct things with a further addition.

Next to the addition, subtraction, multiplication, and division of basic mathematical operations, the square root is the most important and essential tool in scientific computations. Statistical analysis, intricate numerical computations, logical analysis, machine images and visuals, and signal processing are a few domains where the square root procedure finds application. Although classical circuits have a well-organized concept of square roots. Instead of being a stable structure or a generalized method for The 8-bit



binary square root network is a model of square root operation that can be used to design a reversible square root network. The structured method for completing the compute circuit is suggested in this study. The ability to comprehend by generating the reversible embedding, an array arrangement of building components, square root networks of any length

2 LITERATURE SURVEY

[17]. S. Selvakanmani, Mr. Rajeev Ratna Vallabuni, Smt. B. Usha Rani, Ms. A. Pranita, Dr. Urlam Devi Prasan, Dr. Kali Nageswara Rao, Mrs. Kirthika. K., Dr. Tarun Kumar, Dr. R. Senthil Kumaran, Mr. Prabhakaran. D., "A New Global Smart Card Secure Management System for Internet of Things and Cloud Computing", Patent Office Journal no. 06/2021, India. International category: H04L29/08. Application no. 202141000635 A The Internet of Things (IoT) and cloud computing paradigm is the following wave inside the digital age and the records and conversation era industry. It is apparent from the literature that the mixing of IoT and cloud is at an early level and has now not extended to all application regions because of inadequate protection structure. Therefore, this paper proposes a new, flexible and relaxed smart card platform to integrate IoT and cloud computing. Elliptic curve cryptography is used to provide full safety towards safety threats. This model provides ubiquitous protection and gear for the "one clever card for all packages and agencies" idea, each with an identifier. The performance of the proposed framework is examined in a simulated environment and results are offered.[17]

[17]. Naljala Laxman Pratap, Rajeev Ratna Vallabuni, K. Ramesh Babu, K. Sravani, Bhagyanagar Krishna Kumar, Ango-Du Srikanth, Bijush Dutta, Swarajya Lakshmi V. Babineni, Nupur Biswas, KVSN Sai Krishna Methodo Mohan. Performance of a Sentiment Analysis System Using an Enhanced Uncorrelated Vector Machine", Australian Patent AU 2020104414. December 31, 2020. Sentiment analysis is the method of information someone's thoughts and feelings. Several strategies were advanced for sentiment evaluation. Machine learning is one of the maximum broadly used tactics for sensory type. In this paintings, sensitivity analysis is achieved using Cuckoo optimized search engine matching vector classifier. Here, relevance vector device classifier (RVMC) is combined with Cuckoo Search Engine Optimization (CSO) to enhance accuracy and efficiency. Experiments are carried out on film and Twitter datasets. Accuracy, precision and completeness of all other strategies are evaluated. Here a comparison is made between different algorithms. It suggests that the RVMC-CSO algorithm provides higher accuracy and performance than other algorithms along with SVM, ELM and RVM.[16]

[12]. S.V.S Prasad, Chandra Pitala, V. Vijay and Rajeev Ratna Vallabuni, "A state-of-the-art design for Bluetooth receiver programs", sixth International Conference on Communication and Electronic Systems (ICCES), Coimbatore, India, July 8, 2021 -10, 2021, ppThis paper affords a detailed IRR (Image Rejection Rate) GmC filter for a Bluetooth wi-fi receiver. In traditional methods, the order of the filter should be accelerated to gain a better IRR, which will increase the complexity of the clear out. The clear out architecture proposed on this paper is used to attain the desired IRR with fewer steps. The supplied filter out excellent element (Q) is expanded and consumes less power as compared to traditional clear out designs. The proposed clear out architecture is implemented to low energy Bluetooth receivers with a middle frequency of four MHz. An OTA (Operational Conduction Amplifier) with a deliver voltage of one.Eight V turned into used to design the one hundred eighty nm filter structure of the proposed era. The OTA in this newsletter uses 180nm CMOS technology, which consumes 54 μ W of electricity. The proposed filter architecture is examined using spectrum simulation parametric model and an IRR of fifty five.4 dB is received in simulation.[12]

[4]. Chandra Shekhar Pitala, J. Sravana, G. Ajitha, B. Sarita, Mohammad Qadir, v. Vijay, S. China Venkateswaralu, Rajeev Ratna Vallabuni, "New Methods of Testing Machines Using Single Access Architecture", fifth International Conference on Electronics, Materials Science and Nanotechnology (IEMENTech 2021), Kolkata, India, September 24-25, 2021, p. 1-5. Conventional shift-based scalar chains have the drawback of peak energy consumption that is avoided by using the proposed unmarried-cycle technique architecture to verify logic. The operation turned into accomplished via reducing the power intake, changing the cycles and wanderers. In addition, the usage of the proposed technique, the

conduct of the environment can be extra practical even in damaged and velocity assessments. This is near the mode characteristic beneath take a look at at excessive frequency. By the use of the proposed layout, the minimum variety of check cycles can be as compared with those in the literature. When trying out the set of rules using a easy test pattern generator with out take a look at compression, it is able to be seen that the quantity of test cycles in line with community is less than 1 for huge tasks. It capabilities using an offline assessment application and offers extra insight into the same old built-in functionality for each access. This is going towards the guideline of thumb for full check plans, and with minor enhancements, built-in self-trying out (BIST) the use of current take a look at generators and check structures collectively can add hugely parallel check chains to the proposed layout. The design and implementation of the single cycle get admission to take a look at framework for the test good judgment become demonstrated by using Vivado. Pre- and post-format synthesis and body layout are finished the usage of Cadence Genus and Innonus gear, respectively, with optimized area, power and latency.[15]

[5]. Chandra Shekhar Pitala, M. Lavanya, V. Vijay, Y.V.J.C. Reddy, S. China Venkateswarlu, Rajeev Ratna Vallabuni, "Energy efficient decoder circuit the usage of supply technology in CNTFET technology", 2021 Devices for Integrated Circuits (DevIC), Kalyani, India, May 19-20, 2021, p. .VLSI technology is needed to fabricate chips, and digital gadgets use 3 to 8 decoder circuits; Homogeneous layout, small length, high performance inside the proposed circuit, three to 8 decoder is brought using 20nm CNTFET generation. Three to 8 decoder segments are essential in a few actual-time programs. In the past two years, the extremely-small size of MOSFET, much less than several nanometers, has created some operational challenges such as prolonged input oxide leakage, extended crossover leakage, high conductivity below the restriction. The proposed Cadence Virtuoso version is reproduced with a 20nm CNTFET tip.[14]

[6]. Chandra Shekhar Pitala, M. Lavanya, M. Sarita, V. Vijay, S. Sina Venkateswaralu, Rajeev Ratna Vallabuni, "Biasing Techniques: Validation of 3 to eight Module Decoder Using 18nm FinFET Nodes" 2 2021 International Conference on Emerging Technologies (INCET), Belagavi, India, 21-23 May 2021, p. 1-four. In this research paintings, we lay out a excessive-velocity, low-latency decoder for generating memory grapes and recommend 4 modern strategies. In this paper, a mixture of source base decoder, supply association decoder, physical dependency decoder and cluster decoder for memory cluster application is designed and analyzed. The Cadence Virtuoso circuit has been rebuilt with 20nm innovations. Options from three to 8 decoders configured on 20 nm FinFET nodes the use of Cadence Virtuoso.[13]

3 EXISTING SYSTEM

In the existing system the need for addition and counting in the current system dates back almost as far as human history. The two basic operations of arithmetic are expansion and deduction. Their need is still as great as it has ever been.

4 PROPOSED SYSTEM

The digit by digit approach is used to acquire the spinoff of the square root of a binary variety. Regenerative set of rules and non-regenerative set of rules are labeled with the aid of the method of digit G. The total computing power the usage of the set of rules is high because it involves massive hardware sources. Compared to the recuperation set of rules, the non-healing set of rules calls for much less hardware assets. In the non-regressive algorithm, the complete integer number N is split into components of two digits. So the duration of the road is $N/2$.

5 USED TOOLS

5.1 Xilinx

Typically, basic, appropriately programmable devices and embedded operating systems like Linux or VXWorks can be used to run Xilinx FPGAs. The IBM PowerPC serves as the sole foundation for the Vertex-II Pro, Vertex-Four, Vertex-Five, and Vertex 6 dual-core FPGA families, which are specifically engineered to meet the demands of system-on-a-chip (SoC) designers.

While Xilinx ISE is used as the initial trend to implement and arrange the surroundings, ISIMUS or ModelSim is utilized to verify the applicability of the system simulator.

Xilinx FPGAs can implement programmable processing equipment and run a specific operating system, which includes Linux or vxWorks. Designed with machine architecture (SoC) designers' needs in mind, the Vertex-II Pro, Vertex-Four, Vertex-five, and Vertex-6 are FPGAs that integrate IBM PowerPC processors.

For synthesis and configuration, Xilinx ISE is a high-quality tool, whereas ModelSim or the ISIS health trial simulator is used to verify device situations. Xilinx, Inc.

Patents, software program integration, intellectual property (IP) cores, format services, consumer education, engineering components, technical manuals, and pre-built computers with assets are just a few of the programmable circuits that Xilinx designs, produces, and sells. Xilinx supplies programmable logic devices (PLDs) and FPGAs to manufacturers of electronics for the consumer, automotive, MGE, telecommunication, and stop markets.

For the Large Ion Collider Experiment (ALEX) at CERN, a European laboratory on the French-Swiss border, Xilinx FPGAs mimic the trajectories of masses of subatomic particles.

Because the Vertex-II Pro, Vertex-4, Vertex-Five, and Vertex-6 FPGA families are integrated with two PowerPC processors, they pose unique challenges for system-on-a-chip (SoC) designers. Xilinx offers a proprietary series of electronics automation (EDA) tools called the ISE design suite. The features of the ISE Design Suite include access to bit files used for chip tuning, placement and arrangement (PAR), Verilog or VHDL layout and abstraction, and verification and debugging using ChipScope Pro tools. For the XPLA3/-II, unique compilation is carried out via the XST-Xilinx compilation procedure.

6 METHODOLOGY

In the case of rooting, it may be either a radical or a whole number. If it were a decimal number, it would be expressed as 0010.001. Additionally, the radicand will be represented as 1101 if it is a whole integer. In this case, the binary sign of 0010 will be associated with 6, and that of 0011 with 0.4. The amount of bits that remain Depending on the specifications, the decimal point will be extended to N, the total number of bits, after that.

Step 1: Divide the overall N into parts.

Step 2: Subtract "1" from the left institution of tremendous bits. If the subtraction is effective, the coefficient is 1, and if the difference is bad, the coefficient is 0.

Step 3: Subtract the primary multiplier from the second group of two numbers after including "01".

Step 4: we should go to step 2 till we attain the cease of the two digit organizations

Consider the following binary square rooter: $N_7 N_6 N_5 N_4. N_3 N_2 N_1 N_0. (U_3 U_2. U_1 U_0)$ will be the square rooter's quotient. The user is able to select how many bits come before and after the decimal place. For instance, Fig. 1 provides the square roots of 1101 and 0010.0011. 2.2 and 13's square roots can be determined from Fig. 1.

The square root that is derived from 13 has a value of 3.6. Eleven ($U_3 U_2$) equals three and ten ($U_1 U_0$) equals 0.6 from the fraction 11.10 ($U_3 U_2. U_1 U_0$). In the binary system, 1001 represents the value of 0.6. The square root of 2.2 (0010.0011) will yield a value of 1.4. Additionally, the values of the Quotient 0101, 01 ($U_3 U_2$), and 01 ($U_1 U_0$) will be represented by 1 and 0.4, respectively. In the binary system, 0.4 is represented by 0110.

The application and user requirements will determine the as previously mentioned, the number of bits before and after the decimal point. After the decimal point, the user needs to increase the bit size. in order to meet requirements if there are numerous requirements requiring a high number of bits in the Quotient.




Fig.1: Non-Resting Algorithm

The application and user requirements will determine the amount of bits in front of and below the decimal point, as previously noted. The user must raise the bit size after the decimal point in order to meet requirements if there are numerous requirements requiring a high number of bits in the Quotient.

The calculation process, which will be carried out using a non-restoring algorithm, requires a reversible full subtractor.

The square rooter will be designed by gates such as Saimur Rahman and Feynman gates. The Saimur Rahman gate's serviceability will be a full subtractor. It has a clear presentation.

7 SYSTEM ARCHITECTURE

Large-scale integration (VLSI) is the procedure of making an included circuit (IC) through combining hundreds of transistors on a unmarried chip. VLSI emerged in the Nineteen Seventies with the improvement of semiconductor and complex communication technology. A microprocessor is a VLSI device.

Before the advent of VLSI era, maximum chips had restrained capabilities that they could carry out. An digital circuit consists of CPU, ROM, RAM and different linked good judgment. VLSI permits designers to mix whole circuits on a unmarried chip. In the past few decades, the electronics enterprise has skilled remarkable increase, especially due to the fast improvement of big-scale integration technologies and structures design programs. With the advent of very big-scale included circuit (VLSI) designs, packages of included circuits (ICs) in excessive-performance computing, telecommunication manage systems, picture and video processing, and customer electronics are increasing at a rapid rate.

Today's advanced technology, which includes high-definition, low-definition video and mobile communications, provide give up users a extensive range of packages, processing power and portability. This trend is anticipated to grow hastily with super importance for VLSI and laptop layout.

VLSI Design Flow

VLSI chip schematic layout is displayed in the parent below. The process blocks within the design framework are displayed by the indexed degrees of the layout.

The specifications are the first to provide a succinct description of the architecture, mechanism, and characteristics of the intended digital integrated circuit. The investigation of the assignment is based entirely on functionality, performance, adherence to the stated needs, and various specifications, as outlined in a way of life description.

HDL is used to perform RTL description. For testing in real life, this RTL description is mimicked. We can now require the assistance of EDA equipment. Logic synthesis equipment is then used to turn the RTL description into a gate-stage netlist. A gate-degree netlist describes a circuit's size, power, and timing specifications mainly by looking at the gates and the connections between them.

Lastly, a real mockup is made, tested, and shipped to the production line.

8 RESULTS OF SIMULATION

The suggested design has been coded in the Xilinx Verlog language. Verification of the results obtained after processing the corresponding inputs. The factor for obtaining power will be Synopsys Design Compiler, while Xilinx Software will handle the simulations.

The project's time summary displays the timing restrictions, with 5 total pathways and 5 destination ports with a 1.158 ns delay. Each unit's and the model's overall time summary delays are shown, together with their gate and net delays

```
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Total number of paths / destination ports: 5 / 5
-----
Offset:          0.530ns (Levels of Logic = 1)
Source:          sqrt_inst/Q_1 (FF)
Destination:     Q<1> (PAD)
Source Clock:    clk rising

Data Path: sqrt_inst/Q_1 to Q<1>
-----
Cell:in->out      fanout  Gate   Net   Logical Name (Net Name)
-----
FDRE:C->Q         5      0.232 0.298 sqrt_inst/Q_1 (sqrt_inst/Q_1)
OBUF:I->O         0.000          Q_1_OBUF (Q<1>)
-----
Total              0.530ns (0.232ns logic, 0.298ns route)
                  (43.8% logic, 56.2% route)
-----

Cross Clock Domains Report:
-----
Clock to Setup on destination clock clk
-----
| Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----
clk          | 1.158|      |      |      |
-----
```

Fig. 2: Time Summary

Device Utilization Summary

Logic Utilization	Used	Available	Utilization
No.of of Slice LUTs	14	41,000	1%
No.of of fully used LUT-FF pairs	2	18	66%
No.of bonded IOBs	14	300	4%




Fig.3: Simulation Output




Fig.4: Reversible sqrt Unit




Fig.5: Reversible Logic Binary Square root circuit by non- restoring algorithm Applications

Various fields depending on the voltage of reversible good judgment have applications including optical computing, quantum computing, quantum automaton computing, noncompeting and so on. Quantum computing is the have a look at of quantitative goals and constraints that may be solved using quantum computing, referred to as summary computing tools. Other packages of switchable logic layout encompass ultra-low power very massive scale integration (VLSI) layout and automation of quantum dot cells. As an opportunity, Moore's Law limits expectations in computer chip design; the quantity of chips you create is converted the usage of good judgment. The very last hassle of our research is to design a novel inversion gate that makes the method unique sufficient to work handiest with efficient computations. He additionally appears to be working at a quicker pace. The implementation of green binary square root energy the use of converted logic the use of a non-generative set of rules may be used for statistical analysis, complex wide variety calculations, and logic analysis of digital gadgets, pix devices, and binary virtual signal processing techniques.

9 CONCLUSION

The design of using SRG reversible logic to calculate the binary square root implementation was completed, and the attributes of the proposed model and the current model are contrasted. A non-restoring algorithm-based binary square root implementation yields a solution with fewer gates and higher energy efficiency. The suggested model's resolutions are very adjustable. To meet the needs of increasing after the floating-point, the number of bits and decimal places, some adjustments to the VHDL code are required. The binary square rooter is designed utilizing techniques like the conventional approach and SRG, and it is finished with a algorithm that is not restored. Xilinx Software will be in charge of carrying out the simulations, and Synopsys Design Compiler will be the source of power. There will be 35 gates instead of the current 75. The power obtained in this paper will be 20% better than before. In comparison to restoring procedure, less hardware will be used in the non-restoring approach. Square root will therefore choose the non-restoring approach. Thusa reversible binary square rooter that is energy-efficient was developed with all the

required characteristics. In particular, square rooters will be used by ALUs for reversible computation. Both the gate count and power consumption of the conventional technique will drop when compared with reversible computing.

10 FUTURE WORK

Quantum computing is in its early levels of development, so as to permit important technological advances. The major danger of the use of quantum computing is the capability to break cryptographic algorithms very easily due to the excessive computing power of quantum computing, which solves complicated troubles very quickly. So while someone used to crack a computer or server, it's far viable. Without delay. The simplest solution is to exchange our cryptographic techniques. How lots computing are we able to even are expecting the weather?

REFERENCES

1. P. Binomial, "UNIT I: FUZZY LOGIC 9 Classical logic–Multivalued logics–Fuzzy propositions–Fuzzy quantifiers. UNIT II: MATRIX THEORY 9," VINAYAKA MISSIONS UNIVERSITY, SALEM, p. 6.
2. A. Cortes, I. Velez, and A. Irizar, "High level synthesis using Vivado HLS for Zynq SoC: Image processing case studies," in 2016 Conference on design of circuits and integrated systems (DCIS), 2016: IEEE, pp. 1-6. T. Feist, "Vivado design suite," White Paper, vol. 5, p. 30, 2012.
3. D. O'Loughlin, A. Coffey, F. Callaly, D. Lyons, and F. Morgan, "Xilinx vivado high level synthesis: Case studies," 2014.
4. F. Winterstein, S. Bayliss, and G. A. Constantinides, "High-level synthesis of dynamic data structures: A case study using Vivado HLS," in 2013 International conference on field-programmable technology (FPT), 2013: IEEE, pp. 362-365.
5. R. Zamacola, A. G. Martínez, J. Mora, A. Otero, and E. de La Torre, "IMPRESS: automated tool for the implementation of highly flexible partial reconfigurable systems with Xilinx Vivado," in 2018 International Conference on ReConfigurable Computing and FPGAs (ReConFig), 2018: IEEE, pp. 1-8
6. Vallabhuni, Rajeev Ratna, M. Saritha, Sruthi Chikkapal-ly, Vallabhuni Vijay, Chandra Shaker Pittala, and Sadulla Shaik, "Universal Shift Register Designed at Low Supply Voltages in 15 nm CNTFET Using Multiplexer," In International Conference on Emerging Applications of Information Technology, pp. 597-605. Springer, Singapore, 2021
7. B. M. S. Rani, Vallabhuni Rajeev Ratna, V. Prasanna Sri-nivasan, S. Thenmalar, and R. Kanimozhi, "Disease pre-diction based retinal segmentation using bi-directional ConvLSTMU-Net," Journal of Ambient Intelligence and Humanized Computing, 2021, pp. 1-10. <https://doi.org/10.1007/s12652-021-03017-y>
8. Rajeev Ratna Vallabhuni, A. Karthik, CH. V. Sai Kumar, B. Varun, P. Veerendra, and Srisailam Nayak, "Comparative Analysis of 8-Bit Manchester Carry Chain Adder Using FinFET at 18nm Technology," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 1579-1583, doi: 10.1109/ICISS49785.2020.9316061.
9. R. R. Vallabhuni, P. Shruthi, G. Kavya and S. Siri Chandana, "6Transistor SRAM Cell designed using 18nm FinFET Tech-nology," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 1584-1589, doi: 10.1109/ICISS49785.2020.9315929.
10. Rajeev Ratna Vallabhuni, K.C. Koteswaramma, B. Sadgurb-abu, and Gowthami reddy A, "Comparative Validation of SRAM Cells Designed using 18nm FinFET for Memory Storing Applications," Proceedings of the 2nd International Conference on IoT, Social, Mobile, Analytics & Cloud in Computational Vision & Bio-Engineering (ISMAC-CVB 2020), 2020, pp. 1-10.
11. V. Siva Nagaraju, Rapaka Anusha, and Rajeev Ratna Vallabhuni, "A Hybrid PAPR Reduction Technique in OFDM Systems," 2020 IEEE International Women in Engineering (WIE) Conference on Electrical and Computer Engineering (WIECON-ECE), Bhubaneswar, India, 26-27 Dec. 2020, pp. 364-367.
12. Prasad, S. V. S., et al. "Complex Filter Design for Bluetooth Receiver Application." 2021 6th International Conference on Communication and Electronics Systems (ICCES). IEEE, 2021.
13. Pittala, Chandra Shaker, et al. "Biasing Techniques: Validation of 3 to 8 Decoder Modules Using 18nm FinFET Nodes." 2021 2nd International Conference for Emerging Technology (INCET). IEEE, 2021.
14. Pittala, Chandra Shaker, et al. "Energy Efficient Decoder Circuit Using Source Biasing Technique in CNTFET Technology." 2021 Devices for Integrated Circuit (DevIC). IEEE, 2021.
15. Chandra Shekhar Pitala, J. Sravana, G. Ajitha, B. Sarita, Mohammad Qadir, v. Vijay, S. China Venkateswaralu, Rajeev Ratna Vallabhuni, "New Methods of Testing Machines Using Single Access Architecture", fifth International Conference on Electronics, Materials Science and Nanotechnology (IEMENTech 2021), Kolkata, India, September 24-25, 2021, p. 1-5.
16. Najjala Laxman Pratap, Rajeev Ratna Vallabhuni, K. Ramesh Babu, K. Sravani, Bhagyanagar Krishna Kumar, Ango-Du Srikanth, Bijush Dutta, Swarajya Lakshmi V. Babineni, Nupur Biswas, KVSN Sai Krishna Methodo Mohan. Performance of a Sentiment Analysis System Using an Enhanced Uncorrelated Vector Machine", Australian Patent AU 2020104414. December 31, 2020.
17. S. Selvakannmani, Mr. Rajeev Ratna Vallabhuni, Smt. B. Usha Rani, Ms. A. Pranita, Dr. Urlam Devi Prasan, Dr. Kali Nageswara Rao, Mrs. Kirthika. K., Dr. Tarun Kumar, Dr. R. Senthil Kumaran, Mr. Prabhakaran. D., "A New Global Smart Card Secure Management System for Internet of Things and Cloud Computing", Patent Office Journal no. 06/2021, India. International category: H04L29/08. Application no. 202141000635 A