

A NOVEL APPROACH FOR DESIGN OF HIGH SPEED LOW POWER MULTIPLIER WITH REVERSIBLE LOGIC USING VEDIC MULTIPLICATION

¹**Elumalai Sathiyarayanan**
Assistant Professor (Dept. EEE).

²**P. Yaswanth Rangasai**
(20691A04S6)

³**T. Yashwanth Reddy**
(20691A04S7)

⁴**T. Naga Muni**
(21695A0435)

¹²³⁴Dept. of ECE, Madanapalle Institute of Technology and Science

Abstract - The development of multipliers with improved properties is the main goal of this research, with a particular emphasis on speed, power consumption, and lower range complexity. The strategy makes use of reversible logic, a notion that is being used more and more in a variety of industries, including quantum circuits, low-power CMOS circuits, optical data processing, and multipliers. Reversible logic and Vedic mathematics are combined in this work. Specifically, well-known logical concepts such as the Dual Key, reversible Full Adder, and reversible Half Adder, and Kogge Stone Adder are used in the suggested multipliers. The multipliers' effectiveness and performance are enhanced by these concepts. The research classifies multiple multipliers according to reversible logic circuits in order to guarantee better performance. The Xilinx VIVADO technique is then used to simulate and synthesize the intended multipliers. . We plan to use Modified Full Adder [MFA] and Synthesis Based Clock Gating to our proposed Circuit after carefully examining the results of these simulations in order to verify and comprehend the effectiveness and performance of the suggested multiplier designs.

Keywords: Full Adder, Half adder, Vedic Multiplier, Reversible Logic, Vedic mathematics, MFA, Reversible gates, RCA.

1. INTRODUCTION

The foundation of Vedic mathematics, an old Indian system, is the mathematical equations included in the Vedas. By using 16 sutras and 16 upa sutras from the old Indian texts, especially the Atharva Veda, Sri Bharati Krsna Tirtha was able to rebuild Vedic mathematics. Among these, Urdhva Tiryakbhayam, Nikhila Sutram, and Anurupye are noteworthy, with Urdhva Tiryakbhayam being the most effective.

Its capacity to streamline intricate computations that are part and parcel of traditional mathematics is what makes Vedic mathematics so fundamental. According to the claims made, the 16 sutras and their applications are grounded in natural principles that correspond with the functioning of the human mind. Particularly in digital signal processing (DSP) blocks, this simplicity is thought to speed up multiplications and enable quicker computing speeds. As it wraps up, the chapter emphasises how multidisciplinary Vedic mathematics is, pointing out how it may be applied to different engineering specialties and providing useful techniques.

An old Indian system of mathematics called Vedic mathematics forms the basis of a particular kind of multiplier known as a Vedic multiplier. The purpose of the Vedic multiplier is to multiply numbers using mathematical formulas found in the Vedas. Reconstructing the 16 sutras and 16 upa sutras from the ancient Indian texts, especially the Atharva Veda, frequently requires specialized methods and algorithms.

An example of a multiplier circuit that draws inspiration from ancient Indian mathematical principles described in Vedic literature is called a Vedic multiplier. With the aid of a precise set of guidelines taken from Vedic mathematics, it is intended to carry out binary multiplication. The Vedic multiplier is renowned for being quick and effective in multiplying numbers.

Dividing the multiplication operation into smaller, more manageable parts is the fundamental structure of a Vedic multiplier.

Many principles are used to carry out the multiplication, such as the "Urdhva - Tiryakbhayam" method, which stands for "vertically and crosswise." The steps in creating a Vedic multiplier are summarised as follows:

The binary multiplier and multiplicand are partitioned into smaller sections.

1.1. Making Partial Products:

The multiplier and multiplicand's component bits are multiplied to create partial products.

1.2. Crosswise Addition of Partial Products:

In accordance with predetermined guidelines, the partial products are added crosswise.

A system of guidelines developed from Vedic mathematics is used to control carry propagation.

1.3. Complete Synopsis:

The ultimate product is then calculated by adding the results of the crosswise addition. The parallelism of the Vedic multiplier allows for the simultaneous generation and processing of several partial products, which is one of its benefits. When compared to certain conventional multiplication methods, this parallelism helps to speed up multiplication.




Fig. 1 URDHVA-Tiryakbhayam ALGORITHM FOR Binary Multiplication

The Vedic multiplier is often utilised for applications involving digital signal processing and hardware implementations where high-speed multiplication is crucial. While the Vedic multiplier has gained attention for its efficiency, its application potentially be influenced by the system's particular needs as well as the power, speed, and area trade-offs.

"Urdhva Tiryakbhayam," which means vertical and across, is one prominent Vedic multiplier that is referenced. This multiplier is recognized for its simplicity and efficiency in handling complex multiplication computations. The implementation of Vedic multipliers is believed to lead to faster multiplication operations, making them valuable in applications like digital signal processing (DSP). Additionally, some versions of Vedic multipliers are explored with reversible logic to reduce power dissipation, a crucial consideration in embedded systems. Overall, Vedic multipliers are promoted for their potential to simplify and expedite multiplication tasks in various computational applications.

Reversible logic is a computing design paradigm based on quantum mechanics principles, aiming to create computers with zero heat dissipation. The fundamental concept involves the how entropy and heat transfer are related, quantum particle probability, and quantum electrodynamics. Reversible computing relies on bijective devices with exactly the same amount of lines for input and output, ensuring predictability of future states and exploration of all possible states without heat dissipation. Reversible logic gates provide Accurate recovery of inputs from outputs is made possible by the inputs and outputs mapped exactly to one another. Quantum cost, gate, and garbage outputs are important parameters. count, and gate level in evaluating the efficiency and cost-effectiveness of reversible logic designs.

A unique class of digital logic gates known as reversible logic gates conducts operations so that the information from the input and output may be uniquely ascertained from one another. Reversible logic gates preserve information, which makes them valuable in applications like quantum computing, low-power computing, and upcoming technologies. This is in contrast to classical logic gates, which may lose information owing to irreversible operations. Reversible logic gates come in the following varieties.

1.4. Toffoli Gate (CCNOT or Controlled-Controlled-NOT):

Three inputs and three outputs make up the reversible Toffoli gate. The target should both control bits be set to 1, the bit is flipped., else it stays unchanged. This is a controlled-NOT operation. Any classical computation can be stated using only Toffoli gates because they are ubiquitous for classical computing.

1.5. Fredkin Gate (CSWAP or Controlled-SWAP):

With three inputs and three outputs, the Toffoli gate is a reversible gate.. In the event that both control bits are set to 1, the target bit flips., else it stays unchanged. This is a controlled-NOT operation.

Any classical computation can be stated using only Toffoli gates because they are ubiquitous for classical computing.

1.6. Peres Gate:

Reversible and having three inputs and three outputs, the Peres gate is a circuit. If both the first and second control bits are set to 1, the third control bit will flip them; otherwise, the bits stay unchanged.

1.7. Feynman Gate:

With two inputs and two outputs, the It is possible to reverse a Feynman gate.. With the additional requirement that the outputs be set to 1 if both inputs are 1, it executes an exclusive OR (XOR) operation.

Richard Feynman, a physicist who helped establish the ideas of quantum computing, is honored by the Feynman gate.

1.8. Controlled NOT (CNOT) Gate:

CNOT gates are frequently regarded as reversible gates in quantum computing. Upon setting the control bit to 1, it flips the target bit; if not, the target bit remains unaltered.

1.9. SWAP Gate:

A two-input, two-output reversible gate is the SWAP gate. It switches the two input bits' values.

The fundamental components of reversible circuits are these gates. Particularly in the context of quantum computing and other advanced computing paradigms, the design of reversible circuits is crucial for minimizing energy loss and guaranteeing the conservation of information.

Reversible logic circuits are subject to the following significant design limitations.

1. Fan-outs are not permitted with logic gates with reversals.
2. The smallest the reversible quantum cost logic circuits should be achieved.
3. It is possible to optimise the design to generate the fewest possible outputs of garbage.
4. Minimal constant input numbers are required for reversible logic circuits.
5. A minimum logic depth or number of gate levels must be used by the reversible logic circuits

2. PROBLEM STATEMENT

To create a multiplier with the help of the vedic UT (Urdva Tiryakbhayam) technique, which effectively lowers power and latency, Reversible logic is essential for cutting down on power consumption and achieving improved performance across a range of factor.

3. OBJECTIVES

Introducing Vedic multipliers and highlighting their importance in computing systems, with a focus on how they might improve the performance of DSPs and microcontrollers, is the aim of this lecture the "Urdhva Tiryakbhayam" variant's reversible logic implementation, which makes Vedic multipliers incredibly fast and simple. Moreover, this deals with the crucial embedded system power dissipation constraint.

4. MOTIVATION

The Atharva Veda is the primary source of Vedic mathematics, an ancient Indian set of mathematical methods. It was created by Sri Bharati Krsna Tirtha between 1911 and 1918 with the intention of simplifying the intricate calculations that come with classical mathematics.

According to popular belief, the 16 sutras are based on natural rules that correspond with human cognitive functions. Their ease of use speeds up multiplication, particularly in DSP (digital signal processing) blocks, resulting in increased computing speeds.

5. EARLIER WORK

Multipliers are essential in DSP calculations. Therefore, low power multipliers must be developed for modern DSP systems in order to lower power dissipation. Using the bypassing approach is one of the most effective techniques to lower power dissipation. Bypass multipliers get their name from the fact that the entire row, column, and/or diagonal array will be bypassed if a bit in the multiplier and/or multiplicand is zero. Applications exist for reversible logic, a more popular technology. in quantum calculations and low-power CMOS circuits. In this research, it is used to create the column bypass multiplier and 2-D bypass multiplier. The input bit coefficients are the only factors that affect how any bypass multiplier component switches. These multipliers are used in FFT computing units for linear filtering, especially for zero padding where countless zeros will be present. Reversible logic design acts to further nearly eliminate the dissipations when a bypass multiplier lowers the amount of switching activities and power consumption. 10th edition, issue 1, page 507, IEEE Transactions on Emerging Topics in Computing-513; H. Waris, C. Wang, W. Liu, J. Han, and F. Lombardi, "Hybrid Partial Product-Based High-Performance Approximate Recursive Multipliers," January 1-March 2, 2022 [1]

One argument is because devices that carry out logical operations without a single-valued inverse are invariably included in computing machines. The physical irreversibility of this logical irreversibility is linked to it, and each irreversible function necessitates a minimum heat generation, often measured in kilo-therms, per machine cycle. This process of dissipation standardises independently of their precise logical past, therefore creating signals. More in-depth switching kinetics analysis is performed on two straightforward but representative models of bistable devices to determine the link between speed and energy dissipation and assess the impact of mistakes caused by thermal fluctuations.[2]

Since its transition function does not have a single-valued inverse, the typical general-purpose computer automaton, such as a Turing machine, is theoretically irreversible. It can be demonstrated here that these machines can be designed to be logically reversible at every stage, all the while maintaining their general computation capabilities and simplicity. Because it suggests that thermodynamically reversible computers could exist and execute practical computations at a practical speed while using far less energy than kT per logical step, this conclusion is quite interesting from a physical standpoint. During the initial computation phase, the logically reversible automaton functions similarly to the analogous irreversible automaton, with the exception that it preserves all intermediate outcomes, so circumventing the irreversible erase process. Printing out the intended output is the second step. Then, the third phase reversely eliminates every unwanted intermediate result by going backwards through the first stage's steps (which is only possible because the first stage was completed reversibly). This returns the machine to its initial state, save for the output tape that has been written, and leaves everything else in place. The final machine configuration thus consists of only the necessary output and a reconstructed duplicate of the input, with no extraneous data. To make the preceding results clear, consider a three-tape Turing machine example. An analysis is

conducted on messenger RNA production, the physical expression of reversible computation. [4]

Consequently, this work provides a first step towards developing a more advanced system that can perform tasks that get more complex by utilizing reversible logic.[6]

Power minimization is interested in reversible logic circuits because of their applications in quantum computing, nanotechnology, DNA low power CMOS design, computing, and optical information processing, and bioinformatics. A new 4x4 bit reversible multiplier circuit is proposed in this paper. The suggested reversible multiplier exhibits superior speed and reduced hardware intricacy in contrast to its current equivalents. Regarding the quantity of gates, garbage outputs, and constant inputs, it performs better than its predecessors. "HNG" is the name of a 4x4 reversible gate that Haghparast and Navi recently proposed. One reversible complete Using just the reversible HNG gate, an adder can be produced. The development of a reversible multiplier circuit using HNG gates is presented in this work. An HNG gate is utilised in a bidirectional multiplying circuit. is suggested in order to multiple two 4-bit binary values. This suggested For $N \times N$ bit multiplication, a generic reversible 4x4 multiplier circuit can be used. With nanotechnology, we can utilize it to build increasingly intricate systems. [9]

For each bit of lost information, irreversible logic circuits release heat. Information is lost when it is not possible to uniquely extract the output vector from the input vector. Reversible logic is said to dissipate zero power since it is possible to uniquely recover the output vector from the input vector. Reversible computation finds application in digital signal processing, low power CMOS architecture, quantum computing, and DNA computing. This article discusses the quantum implementation of the widely used reversible gates and provides an overview of them. We also present a quantum implementation of this new PFAG gate. Finally, a new low-cost quantum version of a reversible multiplier circuit is shown, and its benefits over existing models are assessed.[13]

Logic circuit power consumption is reduced in this technological age thanks to advancements in nanotechnology. Because reversible logic architecture uses less power and produces less heat dissipation, it is one of the promising technologies that is garnering more attention. Code conversion is a commonly employed procedure in digital systems due to several benefits like improved data security, less hardware requirements due to simpler arithmetic operations, decreased switching activity, faster operation, and power savings, among others. In order to convert codes such as Binary to Gray, Binary to Gray, BCD to Excess 3, and Excess 3 to BCD, this study presents a revolutionary reversible logic design. [17]

By applying ancient Vedic mathematics and Vedic concepts, the proposed work seeks to enhance the binary Vedic multiplier. To improve the result, it modifies the area, power consumption, and time delay of the existing Vedic multiplier. Additions are nearly always required in integrated circuits these days in order to achieve satisfactory results. The adders need to fulfill two requirements: they need to be fast and energy-efficient in terms of chip area and power consumption. In order to select an adder combination that optimizes for area, power, and delay, the paper offers a useful alternate approach. The carry skip, carry choose, and carry look-ahead adders are the adders used in this design. In ancient Vedic mathematics, the solution is much simplified increasing the efficiency of the entire process. The amalgamation and simulation are completed in Xilinx tool, and the intended Vedic multiplier is imposed in Verilog. [21]

6. EXISTING SYSTEM

The text presented describes the use of reversible logic design in addition to traditional logic gates to achieve the 32 x 32 Urdhva Tiryakbhayam multiplier implemented using digital logic.

6.1. Conventional Execution of Logic:

Conventional logic gates are used in the implementation of the 32 x 32 Urdhva Tiryakbhayam multiplier.

Figure probably shows how the AND, OR, and XOR gates are arranged to implement the multiplication logic.

The formulas that describe how the inputs are combined to get the desired outputs are provided for the four output bits.

Usually, irreversible logic in the traditional logic implementation, gates are employed.

6.2. Reversible Logic Implementation:




Fig. 2 Feynman Gate

For all reversible linear functions, two * two Feynman gates and converters are required. A Feynman gate with two inputs and two outputs is referred to as a CNOT gate, or copying gate. $W = X$ and $V = X \oplus Y$ are examples of logic functions




Fig. 3 Toffoli Gate

One of the Toffoli gate's greatest benefits is its tiny size. Three inputs and three outputs make up this logic gate's components. The Toffoli portal can be described as a "controlled-controlled-not gate" because when $B = 1$ and $C = 1$, the entry inverts A and both of the inputs, Y and Z , remain constant. The logical functions $V = Y$, $W = X$ and $U = Z \wedge (XY)$

Dual Key Gate:




Fig. 4 DKG Gate as Fulladder

Only full subtractor and FA applications are possible for a 4 * 4 reversible DKG gate. The DKG gate functions as an FA when $A = 0$ is employed, but it functions as a complete Subtractor when $A = 1$. It has been verified that a full reversible circuit needs at least two or three garbage outputs in order to produce unique product combinations.

6.3. Ripple Carry Adder using Dual Key Gate:




Fig. 5 32-bit Reversible RCA using DKG

Utilizing the Dual Key Gate (DKG) for both addition and subtraction operations, a Reversible Ripple Carry Adder (RCA) is suggested in this study. Only complete subtractors or fully reversible adders are intended to be possible with the 4x4 DKG reversible logic gate. An reversible DKG Full Adder is represented by $A=0$, while a DKG Full Subtractor is shown

by $A=1$. The input pattern controls how the gate operates. Reversible full-adder circuit has at least two waste outputs as shown in the design to guarantee distinct combinations of outputs.




Fig. 6 Reversible Half Adder.

Toffoli and Feynman gates are integrated using the quantum characteristics of the Proposed Reversible Half Adder (RHA). Reversible logic operations are intended to be achieved with this design while using the least amount of energy. Whereas the Feynman gate improves quantum parallelism, the Toffoli gate guarantees controlled-NOT operation. Half-adder computations are supported by the RHA, demonstrating the synergistic usage of these gates to provide efficient and reversible binary addition. An evaluation of the effectiveness of this proposed design must include both performance analysis and experimental validation




Fig. 7 Reversible Full Adder

The Proposed Reversible Half Adder design is included into the Reversible Full Adder. Reversible binary addition with lower energy consumption is accomplished by the Full Adder by utilizing RHA's integration of Toffoli and Feynman gates. The Feynman gate improves quantum parallelism, and the Toffoli gate guarantees controlled-NOT functionality. A potential component in the quantum and reversible computing architectures because of its arrangement, which enables it to carry out effective and reversible operations




Fig. 8 Proposed Reversible RCA using proposed RFA.

The proposed design of the Reversible Full Adder is integrated with the Proposible Ripple Carry Adder. The goal of this combination is to build an energy-efficient, reversible circuit for binary addition. The RCA is reversible in part because of the RFA, which incorporates Feynman and Toffoli gates. In accordance with the tenets of both reversible and quantum computing, ripple carry addition can be carried out by the Reversible RCA in this setup. To determine whether this suggested design is useful in achieving reversible and energy-efficient computations, experimental validation and performance analysis are necessary.

6.4 Koggestone Adder:

In parallel, KSA adds prefixes. With regard to high performance arithmetic circuits, it is the fastest and is extensively utilized in industry. The carry generation stage—the most demanding—is when the three-stage CLA adder structure used by KSA is improved. Carry computations in KSA are expedited using parallel carry computations. A decent adder with a trade-off between efficiency, area, and timing is typically desirable. Significantly faster overall operation is achieved by using the carry computation method. This increases speed while decreasing-area.




Fig. 9. The parallel prefix adder architecture of Kogge Stone.

6.5. Pre-Processing Block:

Equations such as these are used to compute the generation of both the signal that was produced and the both the signal that was produced and for the inputs. The Parallel Prefix Adder starts with this step.

$$P_i \text{ should equal } A_i \text{ XOR } B_i \quad (1)$$

$$G_i \text{ is equal to } A_i \text{ AND } B_i \quad (2)$$

6.6. Carry Generation Block:

The most crucial component of this adder design is the carry produced stage. Black Cell and Gray Cell are two examples of its constituent parts. The generated and propagated signals required for the subsequent stage's computation are produced using black cells. The Grey Cell only produces generated signals, which are used or necessary for the sum calculation in the next step.

6.7. Black Cell:

One set of generate and propagate signals (G, P) is computed by the black cell operator after receiving two sets of generate and propagate signals (G_i, P_i) and (G_j, P_j).

$$G = G_i \text{ OR } (P_i \text{ AND } P_j) \dots\dots\dots (3)$$

$$P = P_i \text{ AND } P_j \dots\dots\dots (4)$$

6.8. Gray Cell:

Two sets of generate and propagate signals (G_i, P_i) are received by the Grey operator, who then computes one set of generate signals (G) using the other sets of signals (G_j, P_j).

$$G = G_i \text{ OR } (P_i \text{ AND } P_j) \dots\dots\dots (5)$$

6.9. Post Processing Block:

The adder's ultimate step is this one, and its ultimate result is Sum and Carry.

$$S_i = P_i \text{ XOR } C_{i-1} \dots\dots\dots (6)$$



Fig. 10 32- bit Urdhva Tiryakbhayam Sutra.

Utilizing four 16-bit Vedic multipliers, the 32-bit Urdhva Tiryakbhayam Sutra is a Vedic multiplication algorithm. It makes use of RCA_DKG, RCA_RFA, and RCA_RKSA, which are three distinct methods for the Ripple Carry Adder? Reversible Full Adder, Reversible Kogge Stone Adder, and Dual Key Gate are three separate components that are integrated into these variations of the Ripple Carry Adder. With the precise selection of RCA affecting the computation's overall efficiency and properties, the algorithm integrates these components to perform efficient and reversible binary addition in the context of 32-bit multiplication.

7 PROPOSED METHOD

Utilizing four 16-bit Vedic multipliers, the 32-bit Urdhva Tiryakbhayam Sutra is a Vedic multiplication algorithm. It makes use of RCA_DKG, RCA_RFA, and RCA_RKSA, which are three distinct methods for the Ripple Carry Adder? Reversible Full Adder (RFA), Reversible Kogge Stone Adder (RKSA), and Dual Key Gate (DKG) are three separate components that are integrated into these variations of the Ripple Carry Adder. With the precise selection of RCA affecting the computation's overall efficiency and properties, the algorithm integrates these components to perform efficient and reversible binary addition in the context of 32-bit multiplication

Block-Diagram




Fig. 11 32- bit Urdhva Tiryakbhayam Sutra.

7.1. Clock Gating:

One crucial VLSI circuit design consideration is reducing power dissipation. A few decades ago, designers would primarily prioritize testability, area, and delay in their optimizations. More power leakage and dissipation in chips is observed as technology scales down. Utilizing optimization techniques such as voltage scaling and clock gating will help us minimize power leakage and dissipation during scaling.

There is a higher power dissipation with increasingly sophisticated procedures. We can cut down on power consumption significantly by gate-keeping the clock network when it's not needed because it's a big source of power dissipation.

In the design we proposed, we reduced signal activity to lessen the dynamic power dissipation. This was the major topic of our investigation. It is possible to save a substantial amount of power by gate the clock whenever it is not needed, since the clock network is one of the main sources of power dissipation.

7.2. Synthesis based clock gating technique:

By combining Logic gates: OR, EXOR, or EXNOR, AND with a positive or negative latch, as illustrated in the figure, a gated clock can be produced using this method. Clock gating approach based on synthesis with negative latch when the enable signal is continuous, the x signal may be one. As a result, the controlled clock may be high, which prevents the negative latch from functioning and yields the previous value as the output in employing a negative latch for gating of clocks using synthesis.




Fig. 12 Synthesis-based clock gating technique using a negative latch.

When the enable signal changes—which brings the X value down to zero—the clock-controlled negative latch circuit generates the output side having a different value. The clock signal's AND gate and the negative latch output signal are combined to create a gated clock signal.

An 8-bit arithmetic and logic unit supplied by the proposed work is capable of carrying out a wide range of arithmetic and logical operations. In this case, addition, subtraction, multiplication, and division are the arithmetic operations involved. The Booth method is used to construct operations using multiplication and division. Arithmetic, logical, complements of 1 and 2, and logical operations like AND, NAND, OR, NOR, XOR, and XNOR are among the several kinds of left and right shifts in mathematics. As anticipated, shift operations would shift up to three bits. In this case, the PIPO was created using a low power D flip flop, and the low power D latch was created utilising the master-slave principle. In this instance, PIPO is being utilised to transmit the data to operations.

MFA [MODIFIED FULL ADDER]:




Fig. 13 Modified Full Adder.

One output line, 'n' selection lines, and a maximum of 'n' data inputs are present in a multiplexer, which is a combinational circuit. Depending on the selection line values, an output will be connected to one of these data inputs. Due to the 'n' selection lines, there are a maximum of two possible combinations of ones and zeros. For every combination, just one data input will be selected as a result. Multiplexer can also be referred to as mux. The 4x1 Multiplexer is composed of four data inputs (I₃, I₂, I₁, & I₀), one output (Y), and two selection lines (s₁ & s₀).

The 4x1 Multiplexer block diagram is displayed in the image below.




Fig. 14 4:1 Multiplexer.

Here, a and b are the two selection lines for each of the two 4:1 multiplexers that make up this modified full adder. The multiplexer with the output of sum is limited to input C.

Conversely, inputs 0, c, and 1 are sent into the multiplexer via the carry output. After the classic complete adder design is investigated, a multiplexer-based design is modelled using a truth table and the input and output values when logic 0 and logic 1 are input at the subsequent input line. The largest reduction in the logic design's gate count may be noticed with these multiplexer-based adder designs, indicating that the implementation is efficient.

8 RESULT AND ANALYSIS




Fig. 15 Schematic.




Fig. 16 Simulation Waveform.




Fig. 17 Technology View.

Name	Slice LUTs (134600)	Slice Registers (269200)	Bonded IOB (400)	BUFGCTRL (32)
EXT	1966	64	130	1
s1 (synthesis_based_clk)	1	1	0	0

Fig. 18 Area.



Fig. 19 Power Value.

Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay
Path 1	∞	28	29	76	a[1]	z_reg[57]D	17.610

Fig. 20 Delay Value.

Comparison table:

	AREA	POWER	DELAY
RCA_DKG	1999	1674mW	20.866nS
RCA_RFA	2035	1674mW	21.811nS
RCA_RKSA	2395	1674mW	19.487nS
RCA_MFA	1966	1674mW	17.610nS

9 CONCLUSION

Equipped with four 16-bit Vedic multipliers, the 32-bit Urdhva Tiryakbhayam Sutra is a Vedic multiplication algorithm. It utilizes RCA_DKG, RCA_RFA, and RCA_RKSA, three distinct Ripple Carry Adder (RCA) techniques. Reversible Kogge Stone Adder (RKSA), Reversible Full Adder (RFA), and Dual Key Gate (DKG) are three distinct components that are incorporated into these RCA variants. By combining these elements, the technique may perform reversible and efficient binary addition in the context of 32-bit multiplication. By replacing the original full adders with modified full adders and using a synthesis-based clock, gating area and latency will be decreased, and overall computing performance and characteristics will be greatly impacted by the specific RCA application.

FUTURE SCOPE:

Replacing RCA with carry look ahead adder results in a slight increase in area but reduces delay significantly, without impacting power consumption.

REFERENCES

1. Ramin Barat, Power and delay comparison of different multipliers, Elsevier.com, (2022), doi.org/10.1016/j.prime.2022.100033.
2. E Jaya, K.C. Rao, Power, area and delay comparison of different multipliers, Int. J. Sci., Eng. Technol. Res. (IJSETR) 5 (6) (June, 2016).
3. S. P. Pohokar, R. S. Sisal, K. M. Gaikwad, M. M. Patil, Rushikesh Borse “Design and Implementation of 16 x 16 Multiplier Using Vedic Mathematics”, IEEE, 1174- 1177, 2015.
4. S Srikanth, I.T. Banu, G.V. Priya, G. Usha, Low power array multiplier using modified full adder, in: 2016 IEEE International Conference on Engineering and Technology (ICETECH), IEEE, 2016, pp. 1041-1044.
5. V.S Kumar, Analysis of energy efficient PTL based full adders using different nanometer technologies Electronics and Communication Systems (ICECS), in: 2nd International Conference on, IEEE, 2015, pp. 310-315. 2015.
6. R. Akanksha Kant, Shobha Sharma, “Applications of Vedic Multiplier Designs -A Review”, IEEE, 2015.
7. A. Shifana Parween, S. Murugeswari, “Design of High Speed, Area Efficient, Low power Vedic Multiplier using Reversible Logic Gate ”, International Journal of Emerging Technology and Advanced Engineering, Volume 4, Issue 2, February 2014.
8. R. Anitha, Neha Deshmukh, Sarat Kumar Sahoo, S. Prabhakar, Jacob Reglend, “A 32 BIT MAC Unit Design Using Vedic Multiplier and Reversible Logic Gate”, IEEE, 2015.
9. S.P. Pohokar, R.S. Sisal, K.M. Gaikwad, M.M. Patil, Rushikesh Borse “Design and Implementation of 16x16 Multiplier Using Vedic Mathematics”, IEEE, 1174- 1177, 2015.
10. J. Mitra, T. Nayak, Reconfigurable very high throughput low latency VLSI (FPGA) design architecture of CRC 32, Intgr. VLSI J. 56 (2017) 1-14.
11. S Nair, A. Saraf, A review paper on comparison of multipliers based on performance parameters, ICSAT, 2014.